

SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors

Youtao Zhang[§], Lan Gao*, Jun Yang*,
Xiangyu Zhang†, Rajiv Gupta†

[§] University of Texas at Dallas

* University of California, Riverside

† University of Arizona

HPCA11

Zhang et al.

Why Secure Processors?

- Potential Impact
 - Digital Rights Management
 - Virus Protection
 - Mobile Agent Applications
 - Grid Computing
- Trusted Computing Group (TCG)
 - IBM ESS
 - Microsoft NGSCB
 - Intel LT
 - ...

HPCA11

Zhang et al.

2

Outline

- Background & Motivation
- SENSS Design
- SHU Design
- Integrated System
- Experimental Evaluation
- Summary

HPCA11

Zhang et al.

3

Outline


- Background & Motivation
 - Secure Uniprocessor Model
 - Vulnerabilities in SMP
 - Potential attacks on the bus
- SENSS Design
- SHU Design
- Integrated System
- Experimental Evaluation
- Summary

Zhang et al.

4

Secure Uniprocessor Model

- Confidentiality
- Integrity




HPCA11

Zhang et al.

5

Why Not the Uniprocessor Scheme?




HPCA11

Zhang et al.

6

Why Need Bus Protection?




HPCA11

Zhang et al.

7

Potential Attacks on the Bus



HPCA11

Zhang et al.

8

Outline


- Motivation
- SENSS Design
 - Encryption Scheme
 - Authentication Scheme
 - Defense against Potential Attacks
- SHU Design
- Integrated System
- Experimental Evaluation
- Summary

HPCA11

Zhang et al.

9

SENSS Overview



HPCA11

Zhang et al.

10

Secure Cache-to-Cache Transfers


- Goal:
 - Security: Confidentiality & Integrity
 - Efficiency
- Algorithm Selection:
 - Block Cipher
 - Provide high security level
 - Capable of data authentication in certain modes of operation
 - Stream Cipher
 - Overlap pad generation with bus transfer

HPCA11

Zhang et al.

11

Comparison of Two Block Cipher Modes




HPCA11

Zhang et al.

12

Bus Encryption Scheme




HPCA11

Zhang et al.

13

Bus Authentication Scheme



HPCA11

Zhang et al.

14

Outline


- Motivation
- SENSS Design**
 - Defense against Potential Attacks
 - Message Dropping
 - Message Reordering
 - Message Spoofing
- SHU Design
- Integrated System
- Experimental Evaluation
- Summary

HPCA11

Zhang et al.

15

Dropping Attacks and Defense




HPCA11

Zhang et al.

16

Reordering Attacks and Defense




HPCA11

Zhang et al.

17

Spoofing Attacks and Defense



HPCA11

Zhang et al.

18

Outline


- Motivation
- SENSS Design
- SHU Design
 - SHU Architecture
 - Hardware Overhead
- Integrated System
- Experimental Evaluation
- Summary

HPCA11

Zhang et al.

19

SHU Architecture



HPCA11

Zhang et al.

20

Hardware Overhead

- Table Size for 1024 groups:
 - group-processor bit matrix: 4KB
 - group information table: 148.6KB
- Bus Design
 - 3 additional message type
 - 12 extra bus lines
- Encryption Unit
 - latency: 22cycles@266Mhz v.s. 80cycles@1Ghz
 - throughput: 30-70Gb/s v.s. 3.2GB/s

HPCA11

Zhang et al.

21

Outline


- Motivation
- SENSS Design
- SHU Design
- Integrated System
 - Memory Encryption
 - Memory Integrity Check
- Experimental Evaluation
- Summary

HPCA11

Zhang et al.

22

Integrating with Cache-to-Memory Protection



HPCA11

Zhang et al.

23

Outline

- Motivation
- SENSS Design
- SHU Design
- Integrated System
- **Experimental Evaluation**
- Summary

HPCA11

Zhang et al.

24

Experiment Environment


- Tools
 - Simics full-system multiprocessor simulator
 - 5 benchmarks from SPLASH2 suite
- Configuration
 - Machine: 1Ghz, SPARC V9, Solaris 9
 - Cache
 - Separate L1 I- and D-cache: write-through, 64K, 32B line
 - Integrated L2 Cache: write-back, 1M/4M, 64B line
 - MESI Coherence Protocol
 - Latency
 - cache-to-cache: 120 cycles; cache-to-memory: 180 cycles
 - AES: 80 cycles

HPCA11

Zhang et al.

25

Performance Slowdown




HPCA11

Zhang et al.

26

Bus Traffic Increase




HPCA11

Zhang et al.

27


Varying Authentication Interval



Zhang et al.

28

Integrated System



HPCA11

Zhang et al.

29

Conclusion

- Develop a fast and secure computation model for SMPs
- Secure cache-to-cache transfers:
 - Bus encryption and authentication scheme
 - Hardware implementation
- Preliminary experiments:
 - Slight performance degradation
 - Modest hardware overhead

HPCA11

Zhang et al.

30